I was looking for a way to pass parameters to Yosys (that would end up in the Verilog source code) at synthesis time.